UltraSPARC T2

From Wikipedia, the free encyclopedia
(Redirected from Niagara 2)

Lua error in package.lua at line 80: module 'Module:Hatnote list' not found. Template:Short description

Page Module:Infobox/styles.css has no content.

UltraSPARC T2
Lua error in package.lua at line 80: module 'Module:InfoboxImage/data' not found.
UltraSPARC T2 Plus micrograph
General information
Launched2007
Designed bySun Microsystems
Common manufacturerPage Template:Plainlist/styles.css has no content.
Performance
Max. CPU clock rate1.2 GHz to 1.6 GHz
Physical specifications
CoresPage Template:Plainlist/styles.css has no content.
  • 4, 6, 8
Architecture and classification
Instruction setSPARC V9
Products, models, variants
Core namePage Template:Plainlist/styles.css has no content.
  • S2
History
PredecessorTemplate:Pluralize from textUltraSPARC T1
SuccessorTemplate:Pluralize from textSPARC T3

Sun Microsystems' UltraSPARC T2 microprocessor is a multithreading, multi-core CPU. It is a member of the SPARC family, and the successor to the UltraSPARC T1. The chip is sometimes referred to by its codename, Niagara 2. Sun started selling servers with the T2 processor in October 2007.

New features

File:UltraSPARCT2 Die Micrograph DavidHalko.PNG
T2 microprocessor floorplan

The T2 is a commodity derivative of the UltraSPARC series of microprocessors, targeting Internet workloads in computers, storage and networking devices. The processor, manufactured in 65 nm, is available with eight CPU cores, and each core is able to handle eight threads concurrently. Thus the processor is capable of processing up to 64 concurrent threads. Other new features include:[1]

Core pipeline

There are 8 stages for integer operations, instead of 6 in the T1.

Processor Stages
T1's pipeline Fetch ⟶ Thread Selection Decode Execute Memory Access ⟶ Writeback
T2's pipeline Fetch Cache Thread Selection Decode Execute Memory Access Bypass Writeback

Systems

File:Sun SPARC Enterprise T5120.jpg
Sun Enterprise T5120 main board with UltraSPARC T2 processor covered by heatsink

The T2 processor can be found in the following products from Sun and Fujitsu Computer Systems:

Sun also licensed the T2 processor to Themis Computer, which introduced the first non-Sun T2-based servers in 2008:

UltraSPARC T2 Plus

File:Ultrasparc t2plus.PNG
UltraSPARC T2+ processor

In April 2008, Sun released servers based on the UltraSPARC T2 Plus processor, an SMP capable version of UltraSPARC T2.[3]

Sun released the UltraSPARC T2 Plus processor with the following changes:

  • Ability to be used in 2 or 4 processor configurations (first CoolThreads processor capable of multi-processor capability)
  • Loss of on-chip embedded 10 Gigabit Ethernet controller

T2 Plus systems

UltraSPARC T2 Plus processors can be found in the following products from Sun and Fujitsu Computer Systems: Two-way SMP servers:

  • Sun/Fujitsu/Fujitsu Siemens SPARC Enterprise T5140
  • Sun/Fujitsu/Fujitsu Siemens SPARC Enterprise T5240

Four-way SMP server:

  • Sun/Fujitsu/Fujitsu Siemens SPARC Enterprise T5440

Compute cluster

The High Performance Computing Virtual Laboratory in Canada built a compute cluster using 78 Sun SPARC Enterprise T5140 servers. With two 1.2 GHz T2 Plus chips in each T5140 server, the cluster has close to 10,000 compute threads, making it ideal for high-throughput workloads.[4]

Virtualization

Like the T1, the T2 supports the Hyper-Privileged execution mode. The SPARC Hypervisor runs in this mode and can partition a T2 system into 64 Logical Domains, and a two-way SMP T2 Plus system into 128 Logical Domains, each of which can run an independent operating system instance.

Performance improvement versus T1

The UltraSPARC T2 offers a variety of performance improvements over the former UltraSPARC T1 processor

  • Integer throughput and throughput/watt (>2x improvement)
  • Integer single-thread performance (>1.4x improvement)
  • Better floating-point throughput (>10x improvement)
  • Better floating-point single-thread performance (>5x improvement)
  • Increased performance of cryptography through additional cyphers included in the embedded crypto cores
  • Two world-record single-chip SPEC CPU results, based on tests that delivered 78.5 SPECint_rate2006 and 62.3 SPECfp_rate2006

Application tuning

Leveraging the massive amount of thread-level parallelism (TLP) available on the CoolThreads platform can require different application development techniques than for traditional server platforms. Using TLP in applications is key to getting good performance. Sun has published a number of Sun BluePrints to assist application programmers in developing and deploying software on T1 or T2-based CoolThreads servers. The main article, Tuning Applications on UltraSPARC T1 Chip Multithreading Systems,[5] addresses issues for general application programmers. There is also a BluePrints article on using the Cryptographic Accelerator Units on the T1 and T2 processors.[6]

Case studies

A wide range of applications were optimized on the CoolThreads platform, including Symantec Brightmail AntiSpam,[7] Oracle's Siebel applications,[8] and the Sun Java System Web Proxy Server.[9] Sun also documented its experience in moving its own online store onto a T2000 server cluster,[10] and have published two articles on web consolidation on CoolThreads using Solaris Containers.[11][12]

Sun had an application performance tuning page for a range of open source applications, including MySQL, PHP, gzip, and ImageMagick.[13] Proper optimization for CoolThreads systems can result in significant gains: when the Sun Studio compiler is used with the recommended optimization settings, MySQL performance improves by 268% compared to using just the -O3 flag.

Other UltraSPARC T2 performance related tunings are documented on Oracle engineers' blogs.[14]

Power consumption

Peak power consumption can go as high as 123 watts, but the T2 typically consumes 95 watts during nominal system operation. This is up from 72 watts from the T1. Sun explains that this is due to a higher degree of system integration onto the chip.

Release history

On April 12, 2006, Sun announced the tape-out of the UltraSPARC T2.[15] Sun announced the T2's release on 7 August 2007, billing it as "the world's fastest microprocessor".[16]

On April 9, 2008, Sun announced the UltraSPARC T2 Plus.

Open design

Lua error in mw.title.lua at line 404: bad argument #2 to 'title.new' (unrecognized namespace name 'Portal'). On December 11, 2007, Sun made the UltraSPARC T2 processor design publicly available under the GNU General Public License via the OpenSPARC project. The release includes:

  • Verilog RTL source code of the design
  • Verification environment
  • Diagnostics tests
  • Open source tools, scripts and Sun internal tools needed to simulate the design
  • ISA specification (UltraSPARC Architecture 2007)
  • Solaris 10 OS simulation images

References

Page Template:Reflist/styles.css has no content.

  1. ^ Page Module:Citation/CS1/styles.css has no content."Niagara2: A Highly Threaded Server-on-a-Chip" (PDF). Archived (PDF) from the original on 2007-01-24. Retrieved 2007-01-28.
  2. ^ Page Module:Citation/CS1/styles.css has no content."T2BC Blade Servers". Themis Computer. 2008-06-02. Archived from the original on 2008-06-05.
  3. ^ Page Module:Citation/CS1/styles.css has no content."Sun Microsystems And Fujitsu Expand SPARC Enterprise Server Line With New UltraSPARC T2 Plus Processor-Based Systems". Sun Microsystems. 2008-04-09. Archived from the original on 2010-01-04.
  4. ^ Page Module:Citation/CS1/styles.css has no content."Victoria Falls Cluster". HPCVL. 2008-06-10. Archived from the original on 2014-12-26. Retrieved 2011-09-30.
  5. ^ Page Module:Citation/CS1/styles.css has no content."Developing and Tuning Applications on UltraSPARC T1 Chip Multithreading Systems" (PDF). Sun BluePrints Online. Sun Microsystems. Retrieved 2008-01-09.
  6. ^ Page Module:Citation/CS1/styles.css has no content."Using the Cryptographic Accelerators in the UltraSPARC T1 and T2 Processors" (PDF). Sun BluePrints Online. Sun Microsystems. Retrieved 2008-01-09.
  7. ^ Page Module:Citation/CS1/styles.css has no content."Tuning Symantec Brightmail AntiSpam on UltraSPARC T1 and T2 Processor-Powered Servers" (PDF). Sun BluePrints Online. Sun Microsystems. Retrieved 2008-01-09.
  8. ^ Page Module:Citation/CS1/styles.css has no content."Optimizing Oracle's Siebel Applications on Sun Fire Servers with CoolThreads Technology" (PDF). Sun BluePrints Online. Sun Microsystems. Retrieved 2008-01-09.
  9. ^ Page Module:Citation/CS1/styles.css has no content."Sun's High-Performance and Reliable Web Proxy Solution" (PDF). Sun BluePrints Online. Sun Microsystems. Retrieved 2008-01-09.
  10. ^ Page Module:Citation/CS1/styles.css has no content."Consolidating the Sun Store onto Sun Fire T2000 Servers" (PDF). Sun BluePrints Online. Sun Microsystems. October 2007. Retrieved 2008-01-09.
  11. ^ Page Module:Citation/CS1/styles.css has no content."Deploying Sun Java Enterprise System 2005-Q4 on the Sun Fire T2000 Server Using Solaris Containers" (PDF). Sun BluePrints Online. Sun Microsystems. Retrieved 2008-01-09.
  12. ^ Page Module:Citation/CS1/styles.css has no content."Web Consolidation on the Sun Fire T1000 using Solaris Containers" (PDF). Sun BluePrints Online. Sun Microsystems. Retrieved 2008-01-09.
  13. ^ Page Module:Citation/CS1/styles.css has no content."Application Performance Tuning". Sun Microsystems. Retrieved 2008-01-09.
  14. ^ Page Module:Citation/CS1/styles.css has no content."CMT Comes Of Age". Oracle. Archived from the original on 2013-12-13. Retrieved 2014-06-12.
  15. ^ Page Module:Citation/CS1/styles.css has no content."Sun Microsystems Completes Design Tape-Out for Next-Generation, Breakthrough UltraSPARC T2 CoolThreads Processor". Archived from the original on 2008-07-06. Retrieved 2006-08-25.
  16. ^ Page Module:Citation/CS1/styles.css has no content."Announcement webcast". Archived from the original on 2011-05-20. Retrieved 2007-08-07.

Lua error in package.lua at line 80: module 'Module:Navbox/configuration' not found.

Retrieved from "https://cosmopedia.co/index.php?title=UltraSPARC_T2&oldid=2139471"